PSP Bibliography

Notice:

• Clicking on the DOI link will open a new window with the original bibliographic entry from the publisher.
• Clicking on a single author will show all publications by the selected author.
• Clicking on a single keyword, will show all publications by the selected keyword.

This paper reports on the transient photocurrent measurements made with test structures fabricated on sapphire substrates, and the computer simulation model which was developed to use the test results. Predictions of logic upset for a 4 K RAM CMOS/SOS compared with measured upset rates showed agreement within a factor of 2. The test structure results indicate that the sapphire photoconductance is 6.3 x 10 to the -19th mhos/(rads/s)-micron. The use of this value in the present simulation model will increase the predicted upset rate, and thus, increase the disagreement by more than a factor of two.